DataSheet.fr

PDF EDI88512CA Fiche technique - ETC

Numéro de référence EDI88512CA
Description 512Kx8 Monolithic SRAM/ SMD 5962-95600
Fabricant ETC 
Logo ETC Logo 

9 Pages
		

No Preview Available !

EDI88512CA Datasheet, Description
EDI88512CA
512Kx8 Monolithic SRAM, SMD 5962-95600
FEATURES
Access Times of 15, 17, 20, 25, 35, 45, 55ns
Data Retention Function (LPA version)
TTL Compatible Inputs and Outputs
Fully Static, No Clocks
Organized as 512Kx8
Commercial, Industrial and Military Temperature Ranges
32 lead JEDEC Approved Evolutionary Pinout
• Ceramic Sidebrazed 600 mil DIP (Package 9)
• Ceramic Sidebrazed 400 mil DIP (Package 326)
• Ceramic 32 pin Flatpack (Package 344)
• Ceramic Thin Flatpack (Package 321)
• Ceramic SOJ (Package 140)
36 lead JEDEC Approved Revolutionary Pinout
• Ceramic Flatpack (Package 316)
• Ceramic SOJ (Package 327)
• Ceramic LCC (Package 502)
Single +5V (±10%) Supply Operation
The EDI88512CA is a 4 megabit Monolithic CMOS
Static RAM.
The 32 pin DIP pinout adheres to the JEDEC evolu-
tionary standard for the four megabit device. All 32 pin
packages are pin for pin upgrades for the single chip
enable 128K x 8, the EDI88128CS. Pins 1 and 30 be-
come the higher order addresses.
The 36 pin revolutionary pinout also adheres to the
JEDEC standard for the four megabit device. The cen-
ter pin power and ground pins help to reduce noise in
high performance systems. The 36 pin pinout also
allows the user an upgrade path to the future 2Mx8.
A Low Power version with Data Retention
(EDI88512LPA) is also available for battery backed
applications. Military product is available compliant to
Appendix A of MIL-PRF-38535.
FIG. 1 PIN CONFIGURATION
36 PIN
TOP VIEW
32 PIN
TOP VIEW
A18 1
A16 2
A14 3
A12 4
A7 5
A6 6
A5 7
A4 8
A3 9
A2 10
A1 11
A0 12
I/O0 13
I/O1 14
I/O2 15
VSS 16
32 VCC
31 A15
30 A17
29 WE
28 A13
27 A8
26 A9
25 A11
24 OE
23 A10
22 CS
21 I/O7
20 I/O6
19 I/O5
18 I/O4
17 I/O3
PIN DESCRIPTION
I/O0-7 Data Inputs/Outputs
A0-18 Address Inputs
WE Write Enables
CS Chip Selects
OE Output Enable
VCC Power (+5V ±10%)
VSS Ground
NC Not Connected
BLOCK DIAGRAM
Memory Array
A -18
Address
Buffer
Address
Decoder
I/O
Circuits
I/O -7
Aug. 2002 Rev. 9
WE
CS
OE
1 White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
EDI88512CA Fiche technique
EDI88512CA
AC CHARACTERISTICS – READ CYCLE
(VCC = 5.0V, VSS = 0V, TA = -55°C TO +125°C)
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access Time
Chip Enable to Output in Low Z (1)
Chip Disable to Output in High Z (1)
Output Hold from Address Change
Output Enable to Output Valid
Output Enable to Output in Low Z (1)
Output Disable to Output in High Z(1)
Symbol
JEDEC Alt.
tAVAV
tRC
tAVQV
tAA
tELQV
tACS
tELQX
tCLZ
tEHQZ
tCHZ
tAVQX
tOH
tGLQV
tOE
tGLQX
tOLZ
tGHQZ
tOHZ
15ns
Min Max
15
15
15
2
07
0
8
0
07
17ns
Min Max
17
17
17
3
07
0
8
0
07
20ns
Min Max
20
20
20
3
08
0
10
0
08
25ns
35ns 45ns
55ns
Min Max Min Max Min Max Min Max Units
25 35 45 55
ns
25 35 45 55 ns
25 35 45 55 ns
3 3 3 3 ns
0 10 0 15 0 20 0 20 ns
0 0 0 0 ns
12 15 25 30 ns
0 0 0 0 ns
0 10 0 15 0 20 0 20 ns
1. This parameter is guaranteed by design but not tested.
AC CHARACTERISTICS – WRITE CYCLE
(VCC = 5.0V, VSS = 0V, TA = -55°C TO +125°C)
Parameter
Write Cycle Time
Chip Enable to End of Write
Address Setup Time
Address Valid to End of Write
Write Pulse Width
Write Recovery Time
Data Hold Time
Write to Output in High Z (1)
Data to Write Time
Output Active from End of Write (1)
Symbol
JEDEC Alt.
tAVAV
tWC
t E LW H
tELEH
tCW
tCW
tAVWL
tAVEL
tAS
tAS
tAVWH
tAVEH
tAW
tAW
tW LWH
tWLEH
tWP
tWP
tWHAX
tEHAX
tWR
tWR
tWHDX
tEHDX
tDH
tDH
tWLQZ tWHZ
tDVWH
tDVEH
tDW
tDW
tWHQX tWLZ
15ns
17ns
Min Max Min Max
15 17
13 14
13 14
00
00
13 14
13 14
13 14
13 14
00
00
00
00
0 80 8
88
88
00
20ns
25ns
35ns
45ns
55ns
Min Max Min Max Min Max Min Max Min Max Units
20 25 35 45 55 ns
15 17 25 30 50 ns
15 17 25 30 50 ns
0
0000
ns
0
0000
ns
15 17 25 30 50 ns
15 17 25 30 50 ns
15 17 25 30 45 ns
15 17 25 30 45 ns
0
0000
ns
0
0000
ns
0
0000
ns
0
0000
ns
0 8 0 10 0 25 0 30 0 30 ns
10 12 20 25 40 ns
10 12 20 25 30 ns
0
0000
ns
1. This parameter is guaranteed by design but not tested.
3 White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

3 Page

EDI88512CA pdf
EDI88512CA
PACKAGE 9: 32 LEAD SIDEBRAZED CERAMIC DIP, SMD 5962-95600XXMXA
1.616
1.584
Pin 1 Indicator
0.060
0.040
0.200
0.125
0.061
0.017
0.020
0.016
15 x 0.100 = 1.500
0.155
0.100 0.115
TYP
ALL DIMENSIONS ARE IN INCHES
0.620
0.600
0.600
NOM
PACKAGE 326: 32 LEAD SIDEBRAZED CERAMIC DIP
1.616
1.584
Pin 1 Indicator
0.420
0.400
0.200
0.125
0.061
0.017
0.020
0.016
15 x 0.100 = 1.500
0.155
0.100 0.115
TYP
ALL DIMENSIONS ARE IN INCHES
11
0.400
NOM
PACKAGE 140: 32 LEAD CERAMIC SOJ, SMD 5962-95600XXMUA
0.010
0.006
0.019
0.015
0.840
0.820
0.444
0.430
0.155
0.106
0.379
ALL DIMENSIONS ARE IN INCHES
White Electronic Designs Corporation • Phoenix AZ • (602) 437-1520
6
0.050
TYP

6페이지



Constitution9 Pages
Télécharger[ EDI88512CA.PDF ]

Liens de partage


Fiche technique recommandé

RéférenceDescriptionFabricant
EDI88512C512Kx8 Monolithic SRAMMicrosemi
Microsemi
EDI88512CA512Kx8 Monolithic SRAM/ SMD 5962-95600ETC
ETC
EDI88512CA512Kx8 Monolithic SRAMMicrosemi
Microsemi
EDI88512CA-XMXG512Kx8 Plastic Monolithic SRAM CMOSMicrosemi
Microsemi

RéférenceDescriptionFabricant
H6060Monolithic low-power CMOS device combining a programmable timerEM Microelectronic - MARIN SA
EM Microelectronic - MARIN SA
IT8772EHighly integrated Super I/O using the Low Pin Count InterfaceITE
ITE

Un datasheet est un document fourni par le constructeur du composant, où figurent toutes les données techniques sur le produit: puissance dissipée, courant maximal, tension de seuil, tension de claquage, température de stockage, etc.


www.DataSheet.fr    |   2019   |  Contactez-nous    |   Recherche