DataSheet.fr

PDF UT54ACS109E Fiche technique - Aeroflex Circuit Technology

Numéro de référence UT54ACS109E
Description Dual J-K Flip-Flops
Fabricant Aeroflex Circuit Technology 
Logo Aeroflex Circuit Technology Logo 



10 Pages
		

No Preview Available !

UT54ACS109E Datasheet, Description
UT54ACS109E
Dual J-K Flip-Flops
Septenber 2010
www.aeroflex.com/Logic
FEATURES
0.6μm CRH CMOS Process
- Latchup immune
• High speed
• Low power consumption
• Wide operating power supply of 3.0V to 5.5V
• Available QML Q or V processes
• 16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full HiRel temperature range
of -55°C to +125°C.
FUNCTION TABLE
PRE
L
H
L
H
H
H
H
H
INPUTS
CLR
CLK
HX
LX
LX
H
H
H
H
HL
OUTPUT
JK Q
Q
XX H
L
XX L
H
X X H1 H1
LL
L
H
HL
Toggle
L H No Change
HH H
L
X X No Change
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for VOH if the lows at preset and clear are near VIL maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
PINOUTS
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
VSS
16-Lead Flatpack
Top View
1 16
2 15
3 14
4 13
5 12
6 11
7 10
89
VDD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
J1
CLK1
K1
CLR1
(5)
(2)
(4)
(3)
(1)
S
J1
C1
K1
R
(6) Q1
(7)
Q1
(11)
PRE2
(14)
J2
(12)
CLK2
(13)
K2
(15)
CLR2
(10)
Q2
(9) Q2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
1
UT54ACS109E Fiche technique
ABSOLUTE MAXIMUM RATINGS
SYMBOL
PARAMETER
LIMIT
UNITS
VDD
Supply voltage
-0.3 to 7.0
V
VI/O
TSTG
TJ
TLS
ΘJC
II
Voltage any pin
Storage Temperature range
Maximum junction temperature
Lead temperature (soldering 5 seconds)
Thermal resistance junction to case
DC input current
-.3 to VDD + .3
-65 to +150
+175
+300
20
±10
V
°C
°C
°C
°C/W
mA
PD
Maximum power dissipation
1W
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these
or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods
may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
VDD
VIN
TC
PARAMETER
Supply voltage
Input voltage any pin
Temperature range
LIMIT
3.0 to 5.5
0 to VDD
-55 to + 125
UNITS
V
V
°C
3

3 Page

UT54ACS109E pdf
tSU2 Data setup time before CLK CL = 50pF 3.0V, 4.5V, and
5.5V
5
ns
tH3
Data hold time after CLK
CL = 50pF 3.0V, 4.5V, and
5.5V
3
ns
tW Minimum pulse width
PRE or CLR low
CLK high
CLK low
CL = 50pF 3.0V, 4.5V, and
5.5V
8
ns
Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.
3. Based on characterization, hold time (tH) of 0ns can be assumed if data setup time (tSU2) is >10ns. This is guaranteed, but not tested.
4. Historically maximum frequency "fMAX" was based off minimum pulse width (tW), fMAX = 1/2tW. In practice, the achievable fMAX is dictated by the CLK to Q
propagation delays listed in the AC electrical table. For a more complete description on calculating the applicable fMAX reference, the application note titled
“Frequency vs Load Capacitance for the MSI Product Family" is located at www.aeroflex.com/
6

6페이지



Constitution10 Pages
Télécharger[ UT54ACS109E.PDF ]

Liens de partage


Fiche technique recommandé

RéférenceDescriptionFabricant
UT54ACS109Radiation-Hardened Dual J-K Flip-FlopsAeroflex Circuit Technology
Aeroflex Circuit Technology
UT54ACS109EDual J-K Flip-FlopsAeroflex Circuit Technology
Aeroflex Circuit Technology

RéférenceDescriptionFabricant
H6060Monolithic low-power CMOS device combining a programmable timerEM Microelectronic - MARIN SA
EM Microelectronic - MARIN SA
IT8772EHighly integrated Super I/O using the Low Pin Count InterfaceITE
ITE

Un datasheet est un document fourni par le constructeur du composant, où figurent toutes les données techniques sur le produit: puissance dissipée, courant maximal, tension de seuil, tension de claquage, température de stockage, etc.


www.DataSheet.fr    |   2019   |  Contactez-nous    |   Recherche